Salary
≈ $28k – $60k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Architect
Confirmed on the employer's own hiring board on Nov 2, 2026. First seen by Alion on Oct 30, 2026.
Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.
Job Summary
Own microarchitecture, RTL development and integration for PCIe, ASP and MMC subsystems.
Key Responsibilities
Develop synthesizable Verilog/SystemVerilog RTL.
Design/integrate PCIe, processor interfaces, DMA/GDMA, interrupts, NoC, telemetry and control logic.
Drive lint, CDC/RDC, synthesis, LEC and timing readiness.
Debug RTL/DV integration issues and support RTL Freeze/ECO closure.
Skill Requirements
Develop synthesizable Verilog/SystemVerilog RTL.
Design/integrate PCIe, processor interfaces, DMA/GDMA, interrupts, NoC, telemetry and control logic.
Drive lint, CDC/RDC, synthesis, LEC and timing readiness.
Debug RTL/DV integration issues and support RTL Freeze/ECO closure.
Other Requirements
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,051,372 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Bengaluru
Senior Manager Verification
1 hour ago
Hybrid · 12+ years exp · Bachelor's Degree · Bengaluru
SystemVerilog
MATLAB
AI/ML
AI Agents
Chips/EDA
UVM
Apply
High-speed Analog Layout engineer
1 hour ago
In office · 6+ years exp · Master's Degree · Bengaluru
Perl
TCL Scripting
Chips/EDA
Cadence Virtuoso
Apply
Apply
Senior Engineer - Embedded
1 hour ago
In office · Full-Time · 5+ years exp · Bachelor's Degree · Pune
MedTech
Verification & Validation
Apply
Staff Firmware Development Engr
3 hours ago
In office · 8+ years exp · Bengaluru
C++
AI/ML
Cursor
DevOps
RTOS
Docker
Bitbucket
Linux
Chips/EDA
JTAG Debuggers
IoT
FreeRTOS
Apply
Implementation
1 day ago
≈ $18k – $42k per year (Estimated) · In office · 3+ years exp · Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
FPGA Developer
1 day ago
≈ $17k – $38k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
Formal Verification Developer
1 day ago
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Cadence Conformal
Synopsys Formality
Apply
Emulation
1 day ago
≈ $17k – $40k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
DevOps Engineer
1 day ago
Hybrid · Full-Time · Bengaluru
Python
SQL
PowerShell
Databases
Oracle
DevOps
Splunk
Prometheus
Azure
CI/CD
AWS
Grafana
Incident Management
Management
ITIL
Apply
This is one of many
2,051,372 more open roles from verified company boards, updated every day.

