Salary
≈ $28k – $63k per year (Estimated)
Location
In office (Hsinchu)
Seniority
Staff
Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Jul 14, 2026. MediaTek scores A on the Alion truth index.
Overview
Company
Impact
Profile match
MediaTek Inc. is a global fabless semiconductor company specializing in system-on-chip (SoC) architectures and digital multimedia processing technologies. The enterprise designs and markets integrated circuits for smartphones, smart home devices, IoT hardware, wireless connectivity solutions, automotive electronics, and custom AI chips for edge and cloud applications. Headquartered in Hsinchu, Taiwan, the organization operates an international network of research, development, and sales offices serving original equipment manufacturers (OEMs) and technology brands worldwide.
• Lead FPGA development activities across functional prototyping, emulation, performance evaluation, and database generation flows.
- Work closely with architecture, design, verification, software, firmware, and performance teams to understand system requirements and define FPGA implementation strategy.
- Drive FPGA functional flow, including RTL integration, FPGA partitioning, synthesis, place-and-route, timing constraints, timing closure, bitstream generation, bring-up, and debug.
- Drive FPGA performance flow to support in-house performance evaluation, workload execution, data collection, profiling, and performance database generation.
- Design, implement, integrate, and optimize FPGA logic using Verilog/SystemVerilog/VHDL.
- Develop and maintain FPGA prototypes and emulation platforms for system validation, software enablement, firmware development, and hardware/software debug.
- Support performance analysis by enabling representative workloads, collecting runtime metrics, identifying bottlenecks, and collaborating with architecture/design teams on improvement opportunities.
- Define and improve FPGA methodology, automation, build flows, regression infrastructure, and debug processes for both functional and performance use cases.
- Support and integrate interfaces such as PCIe, DDR, AXI, Ethernet, SPI, I2C, UART, and other standard protocols.
- Provide technical leadership, mentor engineers, coordinate cross-functional execution, and drive issue resolution across multi-site teams.
#LI-LL1
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,960,524 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Hsinchu
Senior Staff Firmware Engineer (AI Compute)
9 days ago
≈ $28k – $58k per year (Estimated) • Remote (Taiwan) • 15+ years exp • Bachelor's Degree • Taipei
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
Staff BIOS / UEFI Firmware Engineer
2 days ago
≈ $26k – $53k per year (Estimated) • Remote (Taiwan) • 10+ years exp • Bachelor's Degree • Taipei
Assembly
DevOps
Git
Linux
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
Staff RTL Design Engineer - Cache Subsystem
3 days ago
≈ $38k – $78k per year (Estimated) • In office • Nationals only • Full-Time • 5+ years exp • Bachelor's Degree • Hsinchu
Verilog
Scala
SystemVerilog
VHDL
Chisel
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
≈ $28k – $58k per year (Estimated) • In office • 12+ years exp • Hsinchu
Python
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
Senior PCB Layout Engineer
7 days ago
≈ $19k – $44k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Design
Sketch
Apply
ASIC Digital Design, Sr Manager-18780
27 days ago
≈ $21k – $48k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
ASIC Digital Design, Principal Engineer-18781
27 days ago
≈ $26k – $60k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Hsinchu
Python
Verilog
C++
SystemVerilog
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
ASIC Digital Design, Staff Engineer-17879
27 days ago
≈ $23k – $48k per year (Estimated) • In office • 12+ years exp • Noida
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Fusion Compiler
Formal Verification
Apply
ASIC Digital Design, Sr Staff Engineer 17919
27 days ago
≈ $104k – $215k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Dublin
Verilog
SystemVerilog
Chips/EDA
Formal Verification
SpaceTech
FMEA
Apply
Apply
SoC Chip Design Engineer for DFT/DFM
30 days ago
≈ $14k – $32k per year (Estimated) • In office • Hsinchu
Apply
Wearables Software/Firmware Engineer
30 days ago
≈ $14k – $32k per year (Estimated) • In office • Hsinchu
DevOps
Linux
Apply
2027 Campus_Digital Circuit Design Engineer
30 days ago
≈ $14k – $32k per year (Estimated) • In office • Master's Degree • Hsinchu
Apply
2027 Campus_Design Verification Engineer
30 days ago
≈ $14k – $32k per year (Estimated) • In office • Master's Degree • Hsinchu
Apply
2027 Campus_Embedded Systems Engineer
30 days ago
≈ $14k – $32k per year (Estimated) • In office • Master's Degree • Hsinchu
Apply
≈ $28k – $58k per year (Estimated) • In office • 12+ years exp • Hsinchu
Python
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
ASIC Engineering Technical Leader
2 days ago
≈ $39k – $88k per year (Estimated) • Hybrid • Full-Time • 12+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Apply
Product Development Engineer
2 days ago
≈ $16k – $37k per year (Estimated) • In office • Full-Time • Master's Degree • Hsinchu
Python
MATLAB
AI/ML
Machine Learning
Chips/EDA
Electron Microscopy (SEM/TEM)
Apply
Field Service Engineer 2
1 day ago
≈ $9.5k – $22k per year (Estimated) • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hsinchu
Chips/EDA
Photolithography
Apply
Staff Applications Engineer
1 day ago
≈ $21k – $49k per year (Estimated) • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hsinchu
Chips/EDA
Photolithography
Apply
This is one of many
1,960,524 more open roles from verified company boards, updated every day.

