746,581open jobs
44,818companies
107,195added this week
Browse all
Salary
≈ $90k – $170k per year (Estimated)
Location
In office (Austin)
Seniority
Senior

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Jul 20, 2026.

Overview
Company
Impact
Profile match
MediaTek Inc. is a global fabless semiconductor company specializing in system-on-chip (SoC) architectures and digital multimedia processing technologies. The enterprise designs and markets integrated circuits for smartphones, smart home devices, IoT hardware, wireless connectivity solutions, automotive electronics, and custom AI chips for edge and cloud applications. Headquartered in Hsinchu, Taiwan, the organization operates an international network of research, development, and sales offices serving original equipment manufacturers (OEMs) and technology brands worldwide.
MediaTek is a global fabless semiconductor industry leader, providing solutions from the edge to the cloud and powering over 2 billion connected devices every year. Established in 1997, our leading-edge technologies keep the world connected and enhance everyday life. At the forefront of innovation, MediaTek drives advancements in transformative technologies such as AI, 5G/6G, and Wi-Fi 8. Our high-performance, power-efficient solutions form the foundation for a smarter, more connected world, enabling devices from smartphones, smart homes, and AI PCs to high-performance computing, automotive, and AI data centers. As a trusted partner to the world's leading brands, we are committed to ensuring access to world-class technology for everyone. Our dedication to accelerating AI underscores our mission to enrich the future of humanity.

About the Role

We are seeking a Senior Physical Design Engineer to drive Advanced Place & Route (APR) and physical verification (PV) signoff for high-performance CPU cores in 3nm and other leading-edge technology nodes. In this role, you will own critical implementation stages-from early PPA evaluation and risk assessment to advanced clock tree design and signoff-helping us deliver highly optimized, silicon-proven CPU solutions.

Key Responsibilities

Perform APR implementation and PV signoff for high-performance CPU designs in 3nm and other advanced technology nodes.

Develop and optimize advanced clock tree structures to meet stringent performance, power, and skew/jitter targets.

Conduct early-stage PPA evaluation and risk assessment to guide architectural and implementation decisions.

Collaborate with front-end design, STA, IR/EM, and verification teams to close timing, power, and physical design issues.

Support and enhance design methodologies and flows to improve quality, scalability, and turnaround time.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
746,581 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Austin
≈ $75k – $145k per year (Estimated) • In office • 3+ years exp • Butler
Apply
≈ $95k – $180k per year (Estimated) • In office • 4+ years exp
Apply
W2PE - Engineer 1 hour ago
≈ $68k – $131k per year (Estimated) • In office • 3+ years exp • PhD • Irvine
Python
SQL
1C
Python
pySpark
Databases
Databricks
Microsoft Fabric
AI/ML
Spark
DevOps
Azure
Analytics
Power BI
ETL/ELT
Azure Data Factory
Apply
$170k – $260k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Dallas
Robotics
Digital Twin
Design
SolidWorks
Apply
$150k – $230k per year • In office • Full-Time • 8+ years exp • Dallas
Chips/EDA
Altium Designer
Apply
$126k – $203k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose • Milpitas
Python
AI/ML
Copilot
Cursor
DevOps
TCP/IP
DNS
DHCP
Wi-Fi
Apply
≈ $25k – $56k per year (Estimated) • In office • 2+ years exp • Singapore
DevOps
Wi-Fi
Apply
≈ $31k – $88k per year (Estimated) • In office • 3+ years exp • Taipei
DevOps
DNS
Wi-Fi
Apply
In office • New Taipei
Python
C++
DevOps
Linux
Wi-Fi
Apply
≈ $33k – $88k per year (Estimated) • In office • New Taipei
DevOps
Wi-Fi
Apply
≈ $123k – $238k per year (Estimated) • In office • San Jose
Apply
Senior STA Engineer 10 hours ago
≈ $95k – $181k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Chips/EDA
Synopsys PrimeTime
Apply
≈ $111k – $210k per year (Estimated) • In office • San Jose
DevOps
HPC
Apply
≈ $85k – $185k per year (Estimated) • In office • Singapore
Apply
≈ $37k – $99k per year (Estimated) • In office • Hsinchu
DevOps
HPC
Apply
IP DFT Engineer 10 hours ago
≈ $71k – $177k per year (Estimated) • In office • Austin
Apply
≈ $90k – $170k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Apply
Senior STA Engineer 10 hours ago
≈ $95k – $181k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Chips/EDA
Synopsys PrimeTime
Apply
$60k – $76k per year • Hybrid • Contractor • Bachelor's Degree • Houston • Tucson • Overland Park • Phoenix • Las Vegas
Management
Microsoft Office
Apply
Solutions Engineer 9 hours ago
$209k – $275k per year • Equity • Hybrid • Full-Time • 5+ years exp • Austin • Bellevue
DevOps
AWS
Grafana
Apply
See all jobs
This is one of many
746,581 more open roles from verified company boards, updated every day.