1,389,218open jobs
80,412companies
207,731added this week
Browse all
Salary
≈ $40k – $94k per year (Estimated)
Location
In office (Chengdu)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 9, 2026. First seen by Alion on Nov 11, 2025. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Monolithic Power Systems designs highly integrated power management semiconductors. Its modules serve computing, automotive, industrial and communications applications. Proprietary process technology lets it combine control and power stages on one chip.

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Summary:

A Staff Digital Verification Engineer assists in the verification of digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.

MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.

RESPONSIBILITIES:

  • Generation of test plans based on design requirements and product datasheets of digital/ mixed- signal IC’s.
  • Close interaction Digital designers and Analog Designers to develop System Level and Behavioral Models.
  • Create Digital Verification environments with UVM and SystemVerilog.
  • Write Digital and Mixed-Signal testcases and assertions/checkers.
  • Analyze and debug test results, code coverage and functional coverage.
  • Document and support detailed test plans and reviews.
  • Develop Verification IPs and standard tests, environments, checkers, etc.
  • Automation and scripting.
  • Gate-Level verification.
  • Knowledge & Use of industry standard ASIC tools/flow for daily work: Digital Simulators, Coverage analysis tools, and formal verification tools.
  • Good written/verbal communication skills and strong team work/collaboration.

REQUIREMENTS:

  • MS in Electrical Engineering with 5+ years of experience in verification of digital/ Mixed-signal ASIC design.
  • Has the ability to follow instructions/tasks according to design specifications/procedures.
  • Strong knowledge of ASIC development process and digital design techniques.
  • Strong knowledge of standard DV languages (SystemVerilog, UVM) and in behavioral/RTL coding.
  • Executing tasks that hit project milestone. Knowledge/Experience with the following is a plus: 1. Knowledge of power management industry/applications 2. I2C, I3C, SPI, USB, PMBUS, OTP/MTP, Buck/Boost 3. Scripting and automation languages like TCL, Python.

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,389,218 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Chengdu
≈ $42k – $100k per year (Estimated) • In office • 3+ years exp • Master's Degree • Shenzhen
Python
MATLAB
Apply
≈ $49k – $115k per year (Estimated) • In office • 3+ years exp • Master's Degree • Shanghai
Python
MATLAB
Apply
≈ $82k – $168k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Shanghai
MATLAB
Apply
≈ $46k – $130k per year (Estimated) • In office • Shanghai
Apply
≈ $40k – $113k per year (Estimated) • In office • Chengdu
Apply
≈ $68k – $157k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Sophia Antipolis • Grenoble
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $133k – $297k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Austin
Verilog
SystemVerilog
VHDL
Chips/EDA
Formal Verification
Apply
$80k – $100k per year • Remote (United States) • 7+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$100k – $186k per year • Equity • Hybrid • Bachelor's Degree • Hillsboro
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
$40k – $142k per year • In office • Internship • Bachelor's Degree • Austin
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $62k per year (Estimated) • In office • Full-Time • Hong Kong
Python
Verilog
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Apply
≈ $25k – $60k per year (Estimated) • In office • Full-Time • Master's Degree • Hong Kong
Apply
≈ $46k – $108k per year (Estimated) • In office • Full-Time • 10+ years exp • PhD • Chengdu
Python
Verilog
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Apply
MCU Product Engineer 3 months ago
≈ $30k – $84k per year (Estimated) • In office • Master's Degree • Chengdu
Apply
≈ $37k – $85k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Hangzhou • Shenzhen • Shanghai
C++
Web3
Avalanche
Chips/EDA
Altium Designer
Apply
≈ $27k – $77k per year (Estimated) • In office • Chengdu
Python
Ruby
Apply
$36k – $41k per year • In office • Part-Time • Bachelor's Degree • Chengdu
Apply
$45k – $48k per year • In office • Full-Time • Bachelor's Degree • Chengdu
Apply
In office • Chengdu
Apply
≈ $15k – $36k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Chengdu
Management
Google Workspace
Microsoft Office
Apply
See all jobs
This is one of many
1,389,218 more open roles from verified company boards, updated every day.