Principal Layout Engineer

NXP Semiconductors • English: C1 • Perl • 11 hours ago
Apply now
Similar jobs
697,651open jobs
41,257companies
99,088added this week
Browse all
Salary
$70k – $96k per year
Location
In office (Catania)
Seniority
Principal
Employment
Full-Time
Overview
Company
Impact
Profile match

NXP Semiconductors

NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.
nxp.com • HQ: Eindhoven, Netherlands • HQ: Los Altos, United States • Internet of Things • Hardware • Semiconductors • 5000+ employees • Est. 2006

Principal Analog Layout Engineer / Layout Lead

Job Description

NXP's Smart Analog Interfaces is seeking a highly motivated Principal Analog Layout Engineer to join a dynamic team developing state-of-the-art analog and high-speed interface products. This role offers the opportunity to work on complex mixed-signal ICs for leading consumer and automotive applications while contributing to innovative custom silicon solutions.

The successful candidate will serve as both an analog layout lead for custom analog-on-top and digital-on-top projects and a hands-on analog block layout designer, collaborating closely with circuit designers, physical design engineers, and cross-functional teams to deliver high-quality products from concept through tapeout.

Key Responsibilities

  • Develop and lead block-level and top-level analog/mixed-signal layouts.
  • Drive floorplanning, power routing, ESD implementation, and chip integration.
  • Run and debug DRC, LVS, ERC, and extraction flows.
  • Collaborate with design, digital P&R, IO, ESD, package, test, and PDK teams.
  • Provide layout schedules, technical leadership, and customer communication.
  • Identify layout risks and drive resolution of design and PDK issues.
  • Improve layout methodologies and automation.

Qualifications

  • BSEE or MSEE.
  • 10+ years of custom analog/mixed-signal layout experience in deep sub-micron CMOS.
  • Expert in Cadence Virtuoso XL, Floorplanning, Constraint Driven Layout, and PVS DRC/LVS/ERC.
  • Strong knowledge of matching, common centroid, shielding, EM/IR, high-speed routing, parasitics, and DFM practices.
  • Proven experience leading analog-on-top and digital-on-top chip layouts.
  • Experience with floorplanning, power distribution, ESD, and multiple voltage domains.
  • Familiarity with PLL, OSC, ADC, DAC, LDO, Bandgap, and high-speed interface circuits.
  • Excellent communication and cross-functional leadership skills.
  • Fluent in English
  • SKILL or Perl scripting is a plus.

-----------

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 61,000 € and 83,900 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

-----------

#LI-7795
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
697,651 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Catania
In office • Full-Time • Hyderabad
Python
Perl
AI/ML
Copilot
AI Agents
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Synopsys StarRC
Cadence Quantus
Synopsys PrimeSim
Synopsys FineSim
Synopsys Custom Compiler
Apply
$58k – $80k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Catania
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
Xilinx Vivado
Synplify Pro
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Apply
In office • Full-Time • Master's Degree • Shanghai
Python
C++
Perl
DevOps
HPC
Apply
Remote/Hybrid • Bachelor's Degree • Thessaloniki
Python
Ruby
C++
Groovy
Perl
DevOps
CI/CD
Jenkins
GitLab
Analytics
ETL/ELT
Informatica
Management
UiPath
Agile
Apply
$142k – $236k per year • In office • TS/SCI • 7+ years exp • Bachelor's Degree • Chantilly
Perl
DevOps
Linux
Windows
TCP/IP
Cybersecurity
Nmap
Nessus
Tcpdump
Apply
$70k – $96k per year • In office • Full-Time • Bachelor's Degree • Catania
Management
Microsoft Project
Jira
Agile
Waterfall
Apply
≈ $63k – $144k per year (Estimated) • In office • Full-Time • 10+ years exp • Toulouse
Apply
$58k – $80k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Catania
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
Xilinx Vivado
Synplify Pro
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Apply
≈ $181k – $337k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Austin
Databases
Databricks
AI/ML
AI Agents
DevOps
CI/CD
Platform Engineering
Apply
In office • Full-Time • Bachelor's Degree • Noida
Apply
$70k – $96k per year • In office • Full-Time • Bachelor's Degree • Catania
Management
Microsoft Project
Jira
Agile
Waterfall
Apply
$58k – $80k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Catania
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
Xilinx Vivado
Synplify Pro
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Apply
≈ $28k – $58k per year (Estimated) • Remote/Hybrid • Full-Time • Bachelor's Degree • Catania
Management
Outlook
Microsoft Office
Apply
≈ $52k – $136k per year (Estimated) • In office • Internship • Master's Degree • Catania
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
In office • Part-Time • Catania
Marketing
LinkedIn
Apply
See all jobs
This is one of many
697,651 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles