Long applicationsign-up on Workday

Senior Principal Engineer

NXP Semiconductors • Processors, MCUs & AI Chips • RF & Wireless Hardware • 8 days ago
Smart Apply
Similar jobs
1,855,579open jobs
109,331companies
258,354added this week
Browse all
Salary
≈ $19k – $49k per year (Estimated)
Location
In office (Noida)
Seniority
Principal
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Oct 12, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match

NXP Semiconductors

NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.
nxp.com • HQ: Eindhoven, Netherlands • Analog & Power Semiconductors • RF & Wireless Hardware • Processors, MCUs & AI Chips • 5000+ employees • Est. 2006
Tech stack of NXP Semiconductors
Backed by Battery Ventures, Exfinity Venture Partners

Job Description

Digital Design Engineer with hand on experience in Scan insertion, ATPG, GLS. And will be responsible for understanding the DFT architecture of the design and providing the scan insertion collaterals to the implementation team, to enable scan insertion flows during synthesis.

Should have proficiency in industry-standard DFT tools such as Mentor Tessent, Synopsys DFT Compiler, Cadence Encounter Test. Should be able to contribute to ATPG at partition and SoC level. .

Should have experience with DFT GLS simulation tools and methodologies, including fault modeling and coverage analysis. Should be familiar with industry standards such as IEEE 1149.1 (JTAG) and IEEE 1687 (IJTAG).

Effective communication and teamwork skills, with the ability to collaborate across functions.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,855,579 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Noida
≈ $21k – $53k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Apply
Lead Engineer 1 hour ago
≈ $17k – $44k per year (Estimated) • In office • Mumbai
Apply
≈ $21k – $53k per year (Estimated) • In office • Chennai
Apply
Safety Engineer 1 hour ago
≈ $19k – $43k per year (Estimated) • In office • 12+ years exp • Mumbai
Apply
≈ $18k – $45k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Faridabad
Design
AutoCAD
Apply
≈ $29k – $60k per year (Estimated) • Hybrid • 10+ years exp • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Tessent
UVM
Apply
≈ $35k – $62k per year (Estimated) • In office • 18+ years exp • Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Tessent
Synopsys SpyGlass
Synopsys Verdi
Synopsys TestMAX
Apply
$130k – $160k per year • In office • 8+ years exp • Santa Clara
Chips/EDA
Tessent
Cadence Xcelium
Synopsys SpyGlass
Apply
≈ $11k – $31k per year (Estimated) • Hybrid • 3+ years exp • Bengaluru
Chips/EDA
Tessent
Cadence Xcelium
Apply
≈ $9.5k – $23k per year (Estimated) • In office • Full-Time • 2+ years exp • Master's Degree • Taguig
Python
Perl
Chips/EDA
Tessent
Apply
≈ $11k – $32k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru • Sophia Antipolis • Toulouse
Management
Microsoft Project
Jira
Apply
Validation Engineer 6 days ago
In office • Full-Time • Noida
Apply
≈ $10k – $29k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Pune
Apply
≈ $17k – $42k per year (Estimated) • In office • Full-Time • 8+ years exp • Noida
Assembly
Apply
≈ $9k – $27k per year (Estimated) • In office • Full-Time • Noida
Apply
≈ $8k – $23k per year (Estimated) • In office • Noida
Management
ITIL
Apply
≈ $16k – $40k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Noida
C++
Chips/EDA
Synopsys 3DIC Compiler
Apply
In office • Full-Time • Bachelor's Degree • Cairo • Hyderabad • Noida
Apex
Apex
MuleSoft
DevOps
Rest API
OpenShift
API Gateway
SOAP
Apply
≈ $27k – $70k per year (Estimated) • In office • Full-Time • Noida
JavaScript
TypeScript
Node JS
Databases
Redis
ClickHouse
Memcached
Apache Kafka
Mobile
Deep Linking
DevOps
Rest API
gRPC
GCP
DigitalOcean
GitHub Actions
Jenkins
Docker
Kubernetes
Grafana
Apply
≈ $21k – $51k per year (Estimated) • Remote (India) • Full-Time • 10+ years exp • Noida
Marketing
Salesforce
HubSpot
Apply
See all jobs
This is one of many
1,855,579 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles