1,829,303open jobs
106,338companies
264,795added this week
Browse all
Salary
≈ $141k – $255k per year (Estimated)
Location
Hybrid (Austin, United States)
Seniority
Senior · 10+ years exp
Visa
H-1B filings in 12 months: 60 · for this role: 23 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Sep 30, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

As a Senior Staff Application Engineer for the Renesas Performance Computing Power Emulation Engineering team, you will be part of a fast-paced power management team supporting pre-silicon new feature bring-up and tapeout validation for AI and cloud infrastructure products. You will engage cross-functionally with IC design, firmware engineering, power systems architects, and systems engineering teams to deliver the most innovative power solutions.

Responsibilities

A broad comprehension of DC/DC power conversion is required, including familiarity with digital multiphase PWM controllers. Experience with high-speed digital interfaces is also required. Key responsibilities include:

  • Design multiphase power solutions for CPU/GPU/ASIC-class loads using digital multiphase controllers and Smart Power Stages.

  • Design boards and power systems that interface with pre-silicon emulation of digital PWM controllers and power stages, enabling system-level validation ahead of silicon.

  • Develop EVBs, including schematic capture, component selection, and thermal design.

  • Oversee PCB layout for CPU/GPU-class boards to meet power delivery requirements, including current density, copper allocation, sensing, PDN, and thermal performance.

  • Design and review high-speed digital routing, including differential clock and data pairs with controlled impedance and high-speed single-ended signals, managing crosstalk, reflections, and EMI.

  • Validate power performance in the lab (load transient, efficiency, sequencing, protection, telemetry) and signal quality using oscilloscopes, VNAs, and TDRs.

  • Support pre-silicon new feature bring-up and tapeout validation, working with IC design, firmware engineering, and power systems architects to debug and close issues.

  • Bachelor's or Master's degree in Electrical Engineering or related field.

  • 10+ years of relevant experience in power design for CPU/GPU/ASIC-class loads, including multiphase DC/DC converters and digital power management products, with strong emphasis on board-level design and validation.

  • Experience with high-speed differential clock and data interfaces (SerDes-class) and high-speed single-ended routing (such as DDR), including channel modeling, jitter/crosstalk analysis, eye diagrams, and compliance/margining.

  • Strong lab skills with high-bandwidth instruments (scopes, VNAs, TDRs), power validation equipment, measurement-simulation correlation, fixture/probing design, and de-embedding.

  • Demonstrated leadership in cross-functional design reviews, architectural influence, and clear communication of power and SI/PI concepts to diverse audiences

Preferred Qualifications

  • Hands-on experience with leading SI/PI/EM tools (e.g., Ansys HFSS 3D/Layout, SIwave, Clarity, CST, Keysight ADS Momentum/Sigrity, HSPICE, HyperLynx).

  • Experience designing boards that interface with pre-silicon emulation platforms.

  • Track record of bringing complex high-speed hardware from concept to production, including multiple design spins and volume manufacturing support.

  • Experience with AVSBUS, SVID, SVI3, and PWM VID control bus architectures.

  • Experience with high-speed differential clock and data interfaces such as PCIe, Ethernet, and USB, and high-speed single-ended interfaces such as DDR memory.

Key Skills and Tools

  • Power Design: Digital multiphase VR design, Smart Power Stages, control loop theory, and PDN analysis.

  • Design Tools: Proficiency in schematic capture and ECAD layout tools (such as Altium, Cadence Allegro, or Mentor Graphics).

  • Analysis Software: Using simulation tools for electromagnetic and signal and power integrity analysis (such as Keysight PathWave or Ansys HFSS).

  • Lab Equipment: Hands-on operation of oscilloscopes, TDRs (Time-Domain Reflectometers), logic analyzers, and electronic loads.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,829,303 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Austin
RF Design Engineer 4 hours ago
≈ $114k – $208k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Suwanee
DevOps
Wi-Fi
Apply
$137k – $185k per year • Hybrid • Full-Time • 6+ years exp • Bachelor's Degree • Broomfield
Apply
Chip Architect 2 hours ago
≈ $183k – $330k per year (Estimated) • In office • Full-Time • 8+ years exp • Palo Alto
Python
C++
SystemC
AI/ML
World Models
Apply
RTL Design Engineer 2 hours ago
≈ $151k – $275k per year (Estimated) • In office • Full-Time • 5+ years exp • Palo Alto
Python
Verilog
SystemVerilog
TCL Scripting
AI/ML
World Models
Chips/EDA
Formal Verification
Apply
≈ $155k – $284k per year (Estimated) • In office • Full-Time • 5+ years exp • Palo Alto
Python
AI/ML
World Models
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Cadence Conformal
Apply
≈ $18k – $41k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Ho Chi Minh City
Chips/EDA
Altium Designer
Ansys HFSS
Cadence Allegro
OrCAD
Cadence Sigrity
Keysight ADS
Ansys SIwave
Apply
≈ $94k – $178k per year (Estimated) • In office • 4+ years exp • Salt Lake City
Chips/EDA
Ansys HFSS
Keysight ADS
Apply
RF Design Engineer 3 days ago
$100k – $125k per year • In office • Secret • Full-Time • 3+ years exp • Bachelor's Degree • Newark
Chips/EDA
Altium Designer
Keysight ADS
Apply
≈ $63k – $153k per year (Estimated) • In office • 1+ year exp • Bachelor's Degree • Haifa
Chips/EDA
Cadence Allegro
Mentor Xpedition
Apply
$60k – $73k per year • In office • 6+ years exp • Bachelor's Degree • Waterdown
C#
VHDL
DevOps
Git
Gitflow
Chips/EDA
Cadence Allegro
OrCAD
Apply
≈ $29k – $61k per year (Estimated) • Hybrid • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Management
Agile
Apply
≈ $125k – $286k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Ra'anana
AI/ML
Multimodal AI
Physical AI
Management
Agile
Apply
≈ $38k – $89k per year (Estimated) • In office • Full-Time • 3+ years exp • Kodaira
Chips/EDA
Synopsys HSPICE
Management
Agile
Apply
≈ $29k – $59k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Bengaluru
Python
SystemVerilog
Bash
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Cadence JasperGold
Formal Verification
Synopsys Verdi
Cadence vManager
Management
Agile
Apply
Sr Product Engineer 4 days ago
≈ $19k – $42k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Master's Degree • Bayan Lepas
Management
Agile
Apply
$154k – $215k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Austin
SystemVerilog
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Apply
$157k – $213k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • Austin
DevOps
AWS
Linux
Apply
≈ $33k – $74k per year (Estimated) • In office • Austin
Apply
≈ $48k – $124k per year (Estimated) • Remote (United States) • Full-Time • Houston • San Antonio • Dallas • Fort Worth • Austin
Management
Zapier
Apply
Paid Social Manager 4 hours ago
≈ $48k – $124k per year (Estimated) • Remote (United States) • Full-Time • Houston • San Antonio • Dallas • Fort Worth • Austin
Management
Zapier
Apply
See all jobs
This is one of many
1,829,303 more open roles from verified company boards, updated every day.