1,659,503open jobs
99,507companies
253,339added this week
Browse all
Salary
$117k – $129k per year
Location
In office
Seniority
Junior
Visa
H-1B filings in 12 months: 35 · for this role: 18
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Jun 22, 2026. Upscale AI scores C on the Alion truth index.

Overview
Company
Impact
Profile match
Upscale and enhance any photo or video with AI. Restore old photos; sharpen anime, faces and text; take images to 8K and video to 4K with Topaz models.

Position Summary

We are looking for a motivated Junior Signal Integrity Engineer to join our Hardware Engineering team. The candidate will support Signal Integrity (SI) and Power Integrity (PI) analysis for high-speed PCB designs used in networking, AI, data center, and compute platforms. This role offers an excellent opportunity to work alongside experienced SI engineers while developing expertise in high-speed system design, simulation, measurement, and debugging.

Responsibilities

    Support SI/PI analysis for high-speed PCB designs from architecture through product validation.

    Assist with channel modeling, simulation, and optimization for high-speed interfaces.

    Perform signal quality measurements using laboratory equipment.

    Support PCB stackup reviews, routing reviews, and design guideline development.

    Analyze transmission lines, vias, connectors, cables, and package-to-board interfaces.

    Participate in correlation between simulation and laboratory measurements.

    Work closely with PCB designers, hardware engineers, package engineers, and silicon teams.

    Document simulation results, measurements, and design recommendations.

    Assist in root-cause analysis and debugging of signal integrity issues.

    Preferred Qualifications

    BS or MS in Electrical Engineering or related field.

    0-3 years of experience in Signal Integrity, PCB Design, Hardware Design, or related areas.

    Basic understanding of:

    - High-speed digital design

    - Transmission line theory

    - PCB stackups and routing

    - S-parameters and eye diagrams

    - SI and PI fundamentals

    Exposure to one or more simulation tools such as:

    Cadence Clarity

    Cadence Sigrity

    Keysight ADS

    Ansys HFSS

    Exposure to laboratory instruments such as:

    Vector Network Analyzer (VNA)

    TDR/TDT

    High-speed Oscilloscopes

    Strong analytical and problem-solving skills.

    Excellent communication and teamwork abilities.

    Nice to Have

    Experience with 56G/112G/224G SerDes systems.

    Knowledge of PCIe, Ethernet, UCIe, DDR interfaces

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,659,503 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
Hardware Engineer II 2 months ago
≈ $83k – $161k per year (Estimated) • Hybrid • 2+ years exp • Bachelor's Degree • Phoenix
Apply
$69k – $131k per year • In office • Secret • Full-Time • 2+ years exp • Master's Degree • Lowell • Marlborough
MATLAB
Chips/EDA
Cadence Virtuoso
Mentor Xpedition
Apply
$69k – $131k per year • In office • Secret • Full-Time • Master's Degree • United States
Python
C++
MATLAB
Apply
$79k – $112k per year • In office • Full-Time • 4+ years exp • Bachelor's Degree • Perry
Python
C#
C++
C++
Qt
DevOps
Linux
Windows
Apply
$75k – $140k per year • In office • Secret • Bachelor's Degree • Littleton
Chips/EDA
Mentor Xpedition
Apply
≈ $97k – $221k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Haifa
Python
Perl
AI/ML
Vertex AI
Gemini
TPU
Machine Learning
DevOps
GCP
Chips/EDA
Synopsys HSPICE
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Keysight ADS
Apply
$155k – $256k per year • Equity • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • San Jose
Chips/EDA
Ansys HFSS
Cadence Sigrity
Keysight ADS
Apply
≈ $113k – $231k per year (Estimated) • In office • Secret • 13+ years exp • Bachelor's Degree • Salt Lake City
Chips/EDA
Ansys HFSS
Keysight ADS
Apply
≈ $43k – $79k per year (Estimated) • In office • Internship • Bachelor's Degree • Toronto
Python
MATLAB
Chips/EDA
Cadence Sigrity
Apply
$198k – $277k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Seattle • Cupertino
Chips/EDA
Altium Designer
Cadence Allegro
Cadence Sigrity
Ansys SIwave
HyperLynx
Apply
$250k – $265k per year • In office • Full-Time • 12+ years exp
Python
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
$212k – $246k per year • In office • Full-Time • Bachelor's Degree
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$159k – $170k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree
Python
MATLAB
Chips/EDA
Ansys HFSS
Cadence Sigrity
Keysight ADS
Apply
$159k – $178k per year • In office • Full-Time • 7+ years exp
Python
Verilog
C++
SystemVerilog
C++
Protobuf
DevOps
gRPC
Apply
≈ $31k – $72k per year (Estimated) • In office • Full-Time • 17+ years exp • Bengaluru
SystemVerilog
DevOps
Shift-Left
Cybersecurity
Shift-Left Security
Chips/EDA
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
See all jobs
This is one of many
1,659,503 more open roles from verified company boards, updated every day.