Long applicationsign-up on Workday

Sr Principal Product Validation Engineer

Cadence Design Systems · EDA Software · Semiconductor IP & Chip Design Services · 1 year ago
Smart Apply
Similar jobs
2,062,573open jobs
121,805companies
238,543added this week
Browse all
Salary
≈ $59k – $135k per year (Estimated)
Location
In office (Beijing)
Seniority
Principal · 6+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Apr 1, 2025. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match

Cadence Design Systems

Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
cadence.com · HQ: San Jose, United States · Semiconductor IP & Chip Design Services · EDA Software · 5000+ employees · Est. 1988
Tech stack of Cadence Design Systems
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position Description:

Plan and develop strategy to test/qualify SPICE simulators

Work closely with team to enhance product quality and customer support.

Build tools and setup test method to improve test process/coverage.

Position Requirements:

MS in Microelectronics, EE, or relevant.

MS with 10+ or Dr. with 6+ year IC relative work experience.

Familiar with Cadence Virtuoso Design Environment and Analog/Mixed-Signal Circuit Simulation.

Good at communication and team leading.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,062,573 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Beijing
≈ $56k – $119k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Shanghai
QA
Rest-Assured
Apply
≈ $54k – $122k per year (Estimated) · In office · 15+ years exp · Bachelor's Degree · Shanghai
QA
Rest-Assured
Apply
$54k – $90k per year · In office · Full-Time · 10+ years exp · Shenzhen
Apply
$18k per year · In office · Full-Time · Jinan
Apply
FPGA工程师 1 day ago
$16k – $27k per year · In office · Full-Time · Shenzhen
Apply
$130k – $250k per year · In office · Full-Time · Cambridge
Python
SQL
MATLAB
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
JMP
Apply
Technical Architect 7 days ago
≈ $27k – $58k per year (Estimated) · In office · 10+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Ansys Totem
Cadence AFS
Apply
Solution Architect 7 days ago
≈ $33k – $57k per year (Estimated) · In office · 18+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence AFS
Apply
Senior Design Lead 7 days ago
≈ $25k – $56k per year (Estimated) · In office · 7+ years exp · India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Technical Architect 7 days ago
≈ $26k – $54k per year (Estimated) · In office · 7+ years exp · Bachelor's Degree · India
Python
Verilog
VHDL
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
Firmware Engineer II 14 days ago
≈ $36k – $81k per year (Estimated) · In office · Full-Time · Beijing · Shanghai
Python
Verilog
Perl
TCL Scripting
Apply
≈ $50k – $113k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Nanjing
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Cadence Palladium
Cadence vManager
Apply
≈ $56k – $126k per year (Estimated) · In office · Full-Time · 5+ years exp · Shanghai
Verilog
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Apply
≈ $83k – $189k per year (Estimated) · In office · Full-Time · 3+ years exp · Seoul
Verilog
C++
SystemVerilog
VHDL
SystemC
Chips/EDA
UVM
Cadence vManager
Apply
≈ $89k – $155k per year (Estimated) · In office · Full-Time · 10+ years exp · Edinburgh
Verilog
SystemVerilog
DevOps
Jenkins
Chips/EDA
UVM
Formal Verification
Cadence Palladium
Cadence vManager
Apply
In office · Beijing
Python
Java
TypeScript
Apply
≈ $23k – $59k per year (Estimated) · In office · 3+ years exp · Beijing
C++
C++
OpenGL
AI/ML
Cursor
Dify
Transformers
DevOps
Linux
Apply
≈ $38k – $105k per year (Estimated) · In office · Beijing
AI/ML
RAG
Apply
≈ $30k – $72k per year (Estimated) · In office · 5+ years exp · Beijing
Apply
AI Solution Architect 11 hours ago
≈ $40k – $95k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Beijing
Python
Go
JavaScript
TypeScript
C#
AI/ML
LangChain
LlamaIndex
Multimodal AI
AI Agents
Semantic Kernel
TensorFlow
PyTorch
RAG
Hugging Face
LLMOps
Human-in-the-Loop
Knowledge Graph
Red Teaming
LLM Guardrails
ONNX Runtime
DevOps
Rest API
gRPC
CI/CD
Kubernetes
FinOps
Cybersecurity
Threat Modeling
Apply
See all jobs
This is one of many
2,062,573 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles