Salary
≈ $25k – $57k per year (Estimated)
Location
In office (Ho Chi Minh City)
Seniority
Staff · 5+ years exp
Visa
Sponsors visas in United States, Ireland, Canada; no register of this country names it
Employment
Full-Time

Removed from the employer's board on Oct 19, 2026. First seen by Alion on May 28, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
What next

Open roles like this one

Hardware
Similar stack
Same company
Ho Chi Minh City
In office · Full-Time · Bachelor's Degree · Ho Chi Minh City
MATLAB
Apply
In office · 2+ years exp · Hanoi
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Chips/EDA
UVM
Formal Verification
Apply
In office · Full-Time · Hanoi
Verilog
SystemVerilog
VHDL
Apply
$72k – $84k per year · In office · Contractor · Calgary
Chips/EDA
Altium Designer
Apply
$78k – $98k per year · Hybrid · Contractor · Ottawa
Python
C++
Bash
DevOps
CI/CD
GitLab
Linux
TCP/IP
Management
Agile
Scrum
Apply
≈ $19k – $44k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $25k – $53k per year (Estimated) · In office · Full-Time · Bachelor's Degree · George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $14k – $33k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · George Town
SystemVerilog
Chips/EDA
UVM
Apply
≈ $19k – $53k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Moscow
Verilog
C++
VHDL
Apply
$93k – $172k per year · In office · TS/SCI · 8+ years exp · Bachelor's Degree · San Diego
Verilog
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Synplify Pro
Apply
Firmware Engineer II 29 days ago
≈ $36k – $81k per year (Estimated) · In office · Full-Time · Beijing · Shanghai
Python
Verilog
Perl
TCL Scripting
Apply
$62k – $114k per year · Equity · In office · Full-Time · Bachelor's Degree · San Jose
Python
DevOps
Unix
Chips/EDA
KiCad
Cadence Allegro
Cadence Sigrity
Eagle
Apply
≈ $66k – $149k per year (Estimated) · Equity · In office · Full-Time · 3+ years exp · Bachelor's Degree · Katowice
Python
Verilog
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
UVM
Apply
$154k – $286k per year · Equity · In office · Full-Time · 7+ years exp · PhD · Cary
Python
SystemVerilog
Perl
MATLAB
Apply
≈ $48k – $109k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · Belo Horizonte
Python
Verilog
VHDL
DevOps
SLURM
CI/CD
Jenkins
Linux
Chips/EDA
Cadence Palladium
Management
Jira
Apply
In office · Full-Time · Bachelor's Degree · Ho Chi Minh City
MATLAB
Apply
≈ $7k – $18k per year (Estimated) · In office · 2+ years exp · Ho Chi Minh City
Apply
≈ $13k – $30k per year (Estimated) · In office · 4+ years exp · Ho Chi Minh City
Apply
In office · Full-Time · Bachelor's Degree · Ho Chi Minh City
Python
Java
C++
C++
TensorFlow C++
AI/ML
Scikit-learn
Computer Vision
AI Agents
TensorFlow
PyTorch
Machine Learning
DevOps
GCP
Azure
AWS
Analytics
ETL/ELT
Apply
≈ $6.5k – $17k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Ho Chi Minh City
Apply
See all jobs
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • Act as a tech consultant to lead and support Cadence digital verification solution for customer projects or pre-sales engagements
  • Work closely with the sales team to identify, qualify, and scope opportunities for Cadence’s digital functional logic verification solutions.
  • Understand customer goals and objectives, and plan, execute, and manage key technical evaluations in close collaboration with customers and internal teams.
  • Proactively engage with existing and prospective customers to ensure successful adoption and deployment of Cadence verification technologies.
  • Summarize project activities, status, and outcomes, and report effectively to management while sharing knowledge and best practices within the team.
  • Train, ramp-up and accompany customer project to ensure successful execution and adoption.
  • Deliver basic and advanced trainings, technical presentations, and product demonstrations as required.
  • Provide deep technical expertise to address complex customer issues and inquiries that require expert-level support.

Requirements:

  • Bachelor’s degree or higher in Computer Science, Electrical Engineering, or a related field, with 5-10 years of relevant industry experience.
  • 5-10 years of hands-on experience and strong expertise in hardware design and/or verification methodologies.
  • Solid hands-on verification experience using UVM, SystemVerilog, Verilog, VHDL, SystemC, and SystemVerilog Assertions (SVA).
  • Hands-on experience with Cadence Verification IP or Jasper is a strong plus.
  • Good understanding of code coverage and functional coverage concepts, tools, and technologies.
  • Strong communication skills in English, with the ability and motivation to work in a global, customer-facing environment with customers and internal business unit teams.
  • Valid passport with no travel restrictions; willingness to travel as required.

We’re doing work that matters. Help us solve what others can’t.

What next
Get the next one before it closes
It was open for 145 days. 1,764 Hardware roles were posted this week.
A free account puts the new ones in your feed the day they appear, matched to your level and your pay.
Free forever. No card. Under a minute.
This is one of many
2,277,756 more open roles from verified company boards, updated every day.