2,005,070open jobs
119,149companies
248,012added this week
Browse all
Salary
≈ $82k – $186k per year (Estimated)
Location
In office (Milan)
Seniority
Principal
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Oct 7, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.

About the Team

NXP Semiconductors is seeking a Principal Analog IC Layout Engineer to join the Central Layout Group serving the Power & Energy Business Line, with a primary focus on Automotive Power Solutions (APS).

The Central Layout Group delivers physical implementation expertise for complex mixed-signal and power management integrated circuits supporting multiple product lines worldwide. The team collaborates with Design, Verification, Package, Test and Product Engineering organizations across a global R&D network to develop next-generation automotive and industrial semiconductor solutions.

Role Summary

The successful candidate will serve as a senior technical contributor within the Layout organization, leading the physical implementation of complex automotive integrated circuits while driving methodology improvements, technical excellence and project execution across multiple development programs.

Key Responsibilities

Technical Leadership

  • Lead layout execution for complex mixed-signal and power management products.
  • Define and drive floorplanning strategies from concept through tape-out.
  • Act as a technical reference for layout methodologies, flows and best practices.
  • Support critical technical decisions impacting project execution and product quality.

Project Execution

  • Drive challenging top-level layout developments.
  • Anticipate technical risks and propose mitigation plans.
  • Ensure compliance with design methodologies, quality standards and tape-out requirements.
  • Support project planning, reviews and milestone execution.

Methodology and Continuous Improvement

  • Contribute to layout productivity improvements.
  • Drive methodology, automation and tool enhancements.
  • Promote reuse and standardization across projects and technologies.
  • Share knowledge and lessons learned across worldwide teams.

Cross-Functional Collaboration

  • Collaborate with Design, Verification, Package, Test, Product Engineering, Reliability and Technology teams.
  • Support issue resolution across multiple engineering disciplines.
  • Mentor and technically guide layout engineers across the organization.

Required Skills

  • Master Degree in Electrical Engineering, Electronics, Physics or Microelectronics.
  • Extensive experience in Analog IC Layout development.
  • Expert knowledge of Cadence Virtuoso, Calibre and physical verification flows.
  • Strong expertise in mixed-signal, BCD and High Voltage technologies.
  • Proven experience leading complex top-level layout activities.
  • Strong understanding of layout quality, reliability and manufacturability.
  • Excellent communication and stakeholder management skills.
  • Fluent English.

Preferred Qualifications

  • Experience with automotive semiconductor products.
  • Experience with layout automation and scripting (SKILL, Python, TCL).
  • Multi-technology expertise.
  • Experience driving methodology improvements across organizations.
  • Experience in international R&D organizations.

-----------

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 61,000 € and 83,900 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

-----------

#LI-6710
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,005,070 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Milan
≈ $64k – $137k per year (Estimated) · Hybrid · 10+ years exp · Master's Degree · Turin
Apply
≈ $70k – $148k per year (Estimated) · In office · Full-Time · 10+ years exp · Master's Degree · Pavia
Verilog
SystemVerilog
VHDL
DevOps
GitHub
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
OneSpin
Synopsys VC Formal
Apply
≈ $77k – $174k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Catania
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Siemens QuestaSim
Formal Verification
Cadence Genus
Synopsys Formality
Apply
In office · Internship · Master's Degree · Livorno
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$30k per year · In office · Full-Time · Master's Degree · Turin
Python
C++
VHDL
DevOps
CI/CD
Git
Analytics
Informatica
Apply
$130k – $250k per year · In office · Full-Time · Cambridge
Python
SQL
MATLAB
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
JMP
Apply
Technical Architect 4 days ago
≈ $27k – $58k per year (Estimated) · In office · 10+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Ansys Totem
Cadence AFS
Apply
Solution Architect 4 days ago
≈ $33k – $57k per year (Estimated) · In office · 18+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence AFS
Apply
Senior Design Lead 4 days ago
≈ $25k – $56k per year (Estimated) · In office · 7+ years exp · India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Technical Architect 4 days ago
≈ $26k – $54k per year (Estimated) · In office · 7+ years exp · Bachelor's Degree · India
Python
Verilog
VHDL
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
≈ $66k – $151k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · Gratkorn · Bucharest · Glasgow
Rust
Apply
≈ $59k – $109k per year (Estimated) · In office · Full-Time · 8+ years exp · Master's Degree · Caen · Sophia Antipolis
Python
SystemVerilog
Perl
DevOps
Git
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
≈ $170k – $315k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · Austin
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Synopsys Verdi
Apply
≈ $17k – $46k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Noida
Verilog
SystemVerilog
VHDL
Apply
≈ $20k – $45k per year (Estimated) · In office · Full-Time · 4+ years exp · Bengaluru
Python
SystemVerilog
Chips/EDA
UVM
Apply
≈ $23k – $45k per year (Estimated) · Remote (Italy) · Master's Degree · Milan
Apply
≈ $19k – $32k per year (Estimated) · In office · Internship · Milan
Apply
≈ $22k – $36k per year (Estimated) · In office · Internship · Milan
Apply
$31k – $47k per year · In office · Milan
Java
Kotlin
Java
Maven
Quarkus
Hibernate
Kotlin
Mockito
Databases
Apache Kafka
Mobile
JUnit
Repository Pattern
Dependency Injection
DevOps
CI/CD
Git
Docker
Kubernetes
Management
Agile
Apply
$54k – $81k per year · Hybrid · Full-Time · Bachelor's Degree · London · Dublin · Madrid · Milan · Amsterdam
Apply
See all jobs
This is one of many
2,005,070 more open roles from verified company boards, updated every day.