IC Layout Engineer

Uniconnect · 1 year ago
Smart Apply
Similar jobs
2,045,694open jobs
120,478companies
245,983added this week
Browse all
Salary
≈ $45k – $97k per year (Estimated)
Location
In office (Singapore)
Seniority
Senior · 5+ years exp
Employment
Contractor

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on Feb 5, 2025. Uniconnect scores D on the Alion truth index.

Overview
Company
Impact
Profile match

Uniconnect

Looking for the Top Semiconductor and AI Acquisition Firm in Singapore? UniConnect is your trusted job agency for recruitment solutions in Singapore.
uniconnect.com.sg · Bengaluru · Hyderabad · George Town · Bayan Lepas · Coimbatore · Professional Services · Recruiting & Staffing
  • Understand critical device matching, guard ring, antenna, latch up, BCD high voltage device layout.
  • Proficient in reading the design manual and implementing layout accordingly.
  • Must be familiar with virtuoso working environment.
  • Able to floor plan, pad frame and do chip integration for Analog / Mixed signal custom IC layout.
  • Able to troubleshoot for LVS and DRC.
  • Able to deliver quality layout for Analog / Mixed Signal custom IC layout.
  • Have prior experiences using LVS and DRC verification tools (Calibre/PVS/Pegasus).
  • Prior experiences working with advance CMOS processes (28 nm and below).
  • Knowledge in FinFet layout is preferred.
  • Must be able to work overtime service based on the project needs.

Requirements

Min 5 years experiences in Analog / Mixed Signal custom IC layout.

Contract - 1 Year

Work Location: Remote

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,045,694 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Singapore
$37k – $75k per year (gross) · In office · Contractor · 5+ years exp · Singapore
Chips/EDA
Cadence Allegro
OrCAD
Design
AutoCAD
MedTech
CAPA
Apply
≈ $76k – $149k per year (Estimated) · In office · Bachelor's Degree · Singapore
Python
C++
MATLAB
AI/ML
BERT
Apply
≈ $46k – $97k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Singapore
C
C++
C
Embedded C
Chips/EDA
Altium Designer
OrCAD
Apply
≈ $53k – $113k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · Singapore
Python
DevOps
CI/CD
Management
Agile
Apply
≈ $54k – $115k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Singapore
Python
DevOps
CI/CD
Apply
Technical Architect 9 days ago
≈ $65k – $140k per year (Estimated) · In office · 12+ years exp · Mexico
Python
Perl
DevOps
CI/CD
Git
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Pegasus
Synopsys Custom Compiler
Apply
≈ $83k – $199k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · Tel Aviv · Yokneam
Python
Perl
Chips/EDA
Cadence Pegasus
Apply
Senior Designer 10 days ago
≈ $20k – $47k per year (Estimated) · In office · 2+ years exp · Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
≈ $35k – $61k per year (Estimated) · In office · Bengaluru
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys StarRC
Cadence Pegasus
Apply
Design Lead 11 days ago
≈ $25k – $58k per year (Estimated) · In office · 5+ years exp · Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
≈ $43k – $86k per year (Estimated) · In office · Full-Time · 3+ years exp · Singapore
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
Siemens Catapult HLS
Apply
≈ $49k – $104k per year (Estimated) · In office · Full-Time · 8+ years exp · Singapore
C++
Chips/EDA
UVM
Apply
≈ $74k – $146k per year (Estimated) · In office · Full-Time · 5+ years exp · Singapore
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $67k – $152k per year (Estimated) · In office · Full-Time · 8+ years exp · Singapore
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $71k – $140k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Singapore
Verilog
Apply
≈ $36k – $73k per year (Estimated) · Hybrid · Full-Time · 1+ year exp · Master's Degree · Singapore
C++
DevOps
Wi-Fi
Apply
≈ $24k – $51k per year (Estimated) · In office · Full-Time · Singapore
Apply
≈ $22k – $40k per year (Estimated) · In office · Part-Time · 2+ years exp · Master's Degree · Singapore
Apply
≈ $22k – $40k per year (Estimated) · In office · Part-Time · 2+ years exp · Bachelor's Degree · Singapore
Apply
≈ $22k – $40k per year (Estimated) · In office · Part-Time · 2+ years exp · Bachelor's Degree · Singapore
Apply
See all jobs
This is one of many
2,045,694 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles