SystemVerilog Jobs - Remote & On-site

SystemVerilog jobs hiring now at vetted startups and product companies on Alion, updated daily. Average salary around $234,129/year. Compare remote, hybrid and on-site positions with relocation and visa sponsorship. Browse and apply today.

AI/ML
Data Science
Backend
Frontend
Mobile
DevOps
Web3
Games
Hardware
Robotics
Security
QA
Leadership
Networking
Product
Design
Analytics
Support
Solutions
Enterprise Apps
Quantum

YouTube

youtube.com
youtube.com • HQ: San Bruno, United States • Creator & Fan Platforms • Content Creation • Video & Photo Sharing • 1001-5000 employees • Est. 2005 • Trust B • Hiring 130, 39 new
HQ: San Bruno, United States • Creator & Fan Platforms • Content Creation • Video & Photo Sharing • 1001-5000 employees • Est. 2005 • Trust B • Hiring 130, 39 new
YouTube is a major American online video-sharing and social media platform operated as a subsidiary of Google. Headquartered in San Bruno, California, the company enables users worldwide to upload, view, rate, share, and comment on a vast variety of video content. As one of the most visited platforms globally, it serves as a primary hub for digital entertainment, education, media consumption, and creator monetization.
No named decision-maker yet.
No careers mailbox known
Verified live · 1 hour ago 24 days ago Likely open · 61%

Senior Silicon Design Verification Engineer, YouTube Video Accelerators

≈ $144k – $263k per year (Estimated) • Senior • 8+ years exp • In office (Mountain View, United States) • Bachelor's Degree • Senior
C++
SystemVerilog
Chips/EDA
UVM
Cadence Xcelium
Xilinx Vivado
Synopsys Verdi
Apply

Ouster

ouster.com
ouster.com • HQ: San Francisco, United States • Robotic Components & Sensors • Machine Vision & 3D Cameras • Est. 2015 • NASDAQ: OUST • Hiring 23
HQ: San Francisco, United States • Robotic Components & Sensors • Machine Vision & 3D Cameras • Est. 2015 • NASDAQ: OUST • Hiring 23
Ouster is a San Francisco lidar company that designs and manufactures digital lidar sensors for precision mapping, robotics, automotive, security systems, smart cities and industrial solutions. It merged with rival Velodyne in 2023 and lists locations in Bangkok, Singapore and Edinburgh. The company is headquartered in San Francisco, California, United States.
Marta Hall · Executive Officer, Director · decision-maker
Joseph Jellen · Executive Officer · decision-maker
Anand Gopalan · Executive Officer, Director · decision-maker
David Hall · Executive Officer, Director · decision-maker
No careers mailbox known
Verified live · 3 hours ago Visa sponsor 24 days ago Likely open · 50%

FPGA Design Engineer - Ouster

≈ $103k – $199k per year (Estimated) • Junior • 2+ years exp • In office (San Francisco, United States) • Bachelor's Degree • Junior
Python
Verilog
C++
SystemVerilog
Bash
DevOps
Git
Linux
Chips/EDA
UVM
Xilinx Vivado
Vitis
+2
Apply

KLA Corporation

kla.com
kla.com • HQ: Milpitas, United States • Semiconductor Equipment • 5000+ employees • Est. 1975 • Trust A • Hiring 835, 10 new
HQ: Milpitas, United States • Semiconductor Equipment • 5000+ employees • Est. 1975 • Trust A • Hiring 835, 10 new
KLA is an American supplier of process control and yield management equipment for semiconductor manufacturing, formed by the 1997 merger of KLA Instruments, founded in 1975, and Tencor Instruments. Its tools inspect wafers, reticles and packaging for defects and measure critical dimensions and overlay, giving chipmakers the feedback they need to keep yields acceptable at advanced nodes. Headquartered in Milpitas, California and listed on Nasdaq, it holds a dominant share of the wafer inspection market and also supplies specialty process and electronic assembly equipment.
Rick Wallace · Chief Executive Officer · decision-maker
Robert Anderson · Co-founder · founder
Kenneth Levy · Co-founder · founder
No careers mailbox known
Top 25% payVerified live · 9 hours ago 24 days ago Likely open · 54%

Sr FPGA Design Engineer

$167k – $245k per year • Equity • Senior • 12+ years exp • In office (Milpitas, United States) • Bachelor's Degree • Full-Time • Senior
Verilog
SystemVerilog
AI/ML
Machine Learning
DevOps
Linux
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
Verified live · 9 hours ago 2 months ago Long shot · 21%

Lead FPGA Engineer

$118k per year • Equity • Lead • 5+ years exp • In office (Milpitas, United States) • Bachelor's Degree • Full-Time • Staff
Python
Verilog
SystemVerilog
VHDL
MATLAB
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Synplify Pro
OrCAD
+1
Apply
Verified live · 9 hours ago 3 months ago Long shot · 10%

Electrical Design Engineer (FPGA Firmware)

≈ $92k – $179k per year (Estimated) • Equity • Junior • 2+ years exp • In office (Milpitas, United States) • Bachelor's Degree • Full-Time • Junior
Verilog
SystemVerilog
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Synplify Pro
Cryptography
GPG
Apply

Astranis

astranis.com
astranis.com • HQ: San Francisco, United States • Satellite Manufacturing • Satellite Communications • Est. 2015 • Trust B • Hiring 168, 3 new
HQ: San Francisco, United States • Satellite Manufacturing • Satellite Communications • Est. 2015 • Trust B • Hiring 168, 3 new
Astranis builds small geostationary communications satellites that cost a fraction of a traditional spacecraft. Each satellite serves a single country or region, so an operator buys dedicated bandwidth instead of leasing capacity on a shared platform. The company manufactures at its own facility in San Francisco and has flown missions for customers in Alaska, the Philippines and Mexico.
No named decision-maker yet.
No careers mailbox known
Verified live · 3 hours ago 24 days ago Likely open · 61%

FPGA Associate (Winter 2027)

$100k per year • In office (San Francisco, United States) • Bachelor's Degree
Verilog
SystemVerilog
Chips/EDA
UVM
Xilinx Vivado
Apply
Verified live · 3 hours ago 24 days ago Likely open · 61%

FPGA Associate (Summer 2027)

$100k per year • In office (San Francisco, United States) • Bachelor's Degree
Verilog
SystemVerilog
Chips/EDA
UVM
Xilinx Vivado
Apply
Verified live · 3 hours ago 24 days ago Likely open · 62%

FPGA Intern (Summer 2027)

$58k per year • Intern • In office (San Francisco, United States) • Bachelor's Degree • Internship • Intern
Verilog
SystemVerilog
Chips/EDA
UVM
Xilinx Vivado
Apply

CS Group

cs-soprasteria.com
cs-soprasteria.com • HQ: Le Plessis-Robinson, France • Engineering Services • Custom Software Development • 1001-5000 employees • Hiring 104, 14 new
HQ: Le Plessis-Robinson, France • Engineering Services • Custom Software Development • 1001-5000 employees • Hiring 104, 14 new
CS Group is a French engineering and software company headquartered in Le Plessis-Robinson that designs, integrates and operates critical and secure systems. It serves defence and public security, space, aeronautics, transport, energy and industry clients with surveillance and command systems, tactical communications, cybersecurity, embedded software, simulation and data intelligence, and it is now part of the Sopra Steria group. It hires software, data and systems engineers, project managers, business developers and research interns, mainly at its sites in Le Plessis-Robinson, Toulouse and Aix-en-Provence.
No named decision-maker yet.
No careers mailbox known
Verified live · 4 min ago 25 days ago Fading · 33%

Ingénieur FPGA / ASIC Numérique - Industrie - Toulouse

≈ $43k – $80k per year (Estimated) • In office (Toulouse, France) • Full-Time • French: C1
Verilog
SystemVerilog
VHDL
Apply

AeroVironment

avinc.com
avinc.com • HQ: Arlington, United States • Defense Manufacturing • Military Drones • Drones & UAVs • 1001-5000 employees • Est. 1971 • NASDAQ: AVAV • Trust B • Hiring 380, 29 new
HQ: Arlington, United States • Defense Manufacturing • Military Drones • Drones & UAVs • 1001-5000 employees • Est. 1971 • NASDAQ: AVAV • Trust B • Hiring 380, 29 new
AeroVironment builds small unmanned aircraft, loitering munitions and unmanned ground vehicles. Its Raven and Switchblade systems are widely used by the United States military and allies. The company was founded by the aviation pioneer Paul MacCready.
Mary Clum · Executive Officer · decision-maker
Bradley Truesdell · Executive Officer · decision-maker
Brett Hush · Executive Officer · decision-maker
Trace Stevenson · Executive Officer · decision-maker
No careers mailbox known
Top 25% payVerified live · 9 hours ago 25 days ago Fading · 42%

Hardware Design Engineer

$125k – $240k per year • Senior • 6+ years exp • In office (Annapolis Junction, United States) • Bachelor's Degree • TS/SCI • Senior
Python
Verilog
C++
SystemVerilog
VHDL
Bash
MATLAB
DevOps
GitLab
Windows
+1
Apply

LUBIS EDA

lubis-eda.com
lubis-eda.com • HQ: Kaiserslautern, Germany • EDA Software • Semiconductor IP & Chip Design Services • 51-200 employees • Est. 2021 • Startup • Hiring 3
HQ: Kaiserslautern, Germany • EDA Software • Semiconductor IP & Chip Design Services • 51-200 employees • Est. 2021 • Startup • Hiring 3
Formal verification sign-off service for digital IP&SoCs. LUBIS EDA helps teams reduce risk and reach predictable, high-confidence sign-off on critical designs.
No named decision-maker yet.
Careers mailbox is known
Verified live · 7 hours ago 25 days ago Likely open · 47%

Manager Formal Verification (m/f/d)

Hybrid • Full-Time
SystemVerilog
Chips/EDA
Cadence JasperGold
Formal Verification
OneSpin
Synopsys VC Formal
Apply

Powerlatticeinc

powerlatticeinc.com
powerlatticeinc.com • HQ: Chandler, United States • AI Chips & Accelerators • Analog & Power Semiconductors • 51-200 employees • Est. 2023 • Startup • Hiring 8
HQ: Chandler, United States • AI Chips & Accelerators • Analog & Power Semiconductors • 51-200 employees • Est. 2023 • Startup • Hiring 8
Power Delivery Reimagined for AI. Powerlattice is reimagining power delivery for next-generation AI accelerators with the industry's first power delivery chiplet.
Gang Ren · Executive Officer, Director · decision-maker
Sujith Dermal · Executive Officer, Director · decision-maker
Peng Zou · Executive Officer, Director · decision-maker
Pat Gelsinger · Director
Careers mailbox is known
Verified live · 2 hours ago 25 days ago Hiring now · 71%

Senior or Staff Design Verification Engineer

$160k – $190k per year • Equity • Staff+ • 10+ years exp • Hybrid (Chandler, Vancouver, United States) • Bachelor's Degree • Full-Time • Staff
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
+1
Apply
Top 25% payVerified live · 2 hours ago 2 months ago Fading · 27%

Senior Digital Design Engineer

$150k – $200k per year • Equity • Senior • 6+ years exp • Hybrid (Chandler, United States) • Bachelor's Degree • Full-Time • Senior
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply

Sopra Steria

soprasteria.com
soprasteria.com • HQ: Annecy, France • Custom Software Development • IT Outsourcing & Dedicated Teams • Systems Integrators • IT Consulting & Digital Transformation • 5000+ employees • Est. 1968 • Trust B • Hiring 1309, 88 new
HQ: Annecy, France • Custom Software Development • IT Outsourcing & Dedicated Teams • Systems Integrators • IT Consulting & Digital Transformation • 5000+ employees • Est. 1968 • Trust B • Hiring 1309, 88 new
Sopra Steria is one of Europe's largest information technology services groups, born from the 2014 merger of Sopra and Steria. It delivers consulting, systems integration, application management and its own software for banking, insurance, aerospace and the public sector. The group employs more than fifty thousand people and keeps its registered office in Annecy.
Cyril Malargé · Chief Executive Officer, Sopra Steria Group · decision-maker
Pierre Pasquier · Founder of Sopra · founder
Careers mailbox is known
Verified live · 1 hour ago 25 days ago Fading · 29%

Expert FPGA / ASIC Numérique - Architecture ou Vérification - Industrie - Toulouse

≈ $41k – $72k per year (Estimated) • Senior • 8+ years exp • In office (Toulouse, France) • Full-Time • Senior • French: C1
Python
Verilog
SystemVerilog
VHDL
Bash
SystemC
DevOps
Git
Linux
Apply
Verified live · 1 hour ago 25 days ago Long shot · 24%

Ingénieur FPGA / ASIC Numérique - Industrie - Toulouse

≈ $33k – $62k per year (Estimated) • In office (Toulouse, France) • Full-Time • Senior • French: C1
Python
Verilog
SystemVerilog
VHDL
Bash
SystemC
DevOps
Git
Linux
Apply
Verified live · 1 hour ago 1 month ago Long shot · 19%

FPGA Verification Engineer (Entry Level)

≈ $61k – $119k per year (Estimated) • Junior • Hybrid (Hartford, United States) • Bachelor's Degree • Full-Time • Junior • English
Python
Verilog
SystemVerilog
VHDL
Apply
st.com • HQ: Geneva, Switzerland • Semiconductor Manufacturing • Sensors & Transducers • Analog & Power Semiconductors • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1987 • NYSE: STM • Trust B • Hiring 398
HQ: Geneva, Switzerland • Semiconductor Manufacturing • Sensors & Transducers • Analog & Power Semiconductors • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1987 • NYSE: STM • Trust B • Hiring 398
STMicroelectronics is a European semiconductor company headquartered in Geneva that designs and manufactures microcontrollers, sensors, power and analog chips, and imaging devices for automotive, industrial, personal electronics and communications markets. Formed in 1987 from the merger of SGS Microelettronica and Thomson Semiconducteurs and listed in Paris, Milan and New York, it employs people of more than 115 nationalities in 40 countries, with fabs and sites in Crolles, Grenoble, Agrate Brianza, Catania, Singapore, Muar and Calamba. It hires process and validation engineers, facilities and NPI engineers, test operators, HR partners and engineering interns.
No named decision-maker yet.
No careers mailbox known
Verified live · 2 hours ago 25 days ago Likely open · 55%

Senior Engineer, Digital IC Design

≈ $50k – $106k per year (Estimated) • Senior • 3+ years exp • In office (Singapore) • Senior
Python
Verilog
SystemVerilog
Apply
Verified live · 2 hours ago 30 days ago Likely open · 55%

Senior Engineer, Digital IC Verification

≈ $50k – $107k per year (Estimated) • Senior • 3+ years exp • In office (Singapore) • Senior
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply
Verified live · 2 hours ago 1 month ago Likely open · 54%

CDI - Ingénieur vérification numérique - Paris - F/H

≈ $45k – $105k per year (Estimated) • Middle • 4+ years exp • In office (Grenoble, Paris, France) • Full-Time • Middle • French
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply

Roguebeam

roguebeam.com
roguebeam.com • HQ: Seattle, United States • Defense Manufacturing • RF & Wireless Hardware • 51-200 employees • Startup • Hiring 18
HQ: Seattle, United States • Defense Manufacturing • RF & Wireless Hardware • 51-200 employees • Startup • Hiring 18
Roguebeam develops vertically integrated phased-array systems for radar and communications, from custom silicon to networks of coordinated apertures.
No named decision-maker yet.
No careers mailbox known
Verified live · 1 hour ago 26 days ago Hiring now · 71%

Sr. Synthesis / Timing Engineer

≈ $136k – $248k per year (Estimated) • Senior • 7+ years exp • In office (Seattle, San Jose, United States) • Bachelor's Degree • Full-Time • Senior
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
Verified live · 1 hour ago 26 days ago Hiring now · 71%

Sr. DFT Engineer

≈ $129k – $236k per year (Estimated) • Senior • 7+ years exp • In office (Seattle, San Jose, United States) • Bachelor's Degree • Full-Time • Senior
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Synopsys TestMAX
Apply
Verified live · 1 hour ago 26 days ago Likely open · 59%

Principal Digital RTL Engineer

≈ $156k – $297k per year (Estimated) • Lead • 12+ years exp • In office (Seattle, San Jose, United States) • Bachelor's Degree • Full-Time • Principal
Verilog
SystemVerilog
Python
Apply

Lam Research

lamresearch.com
lamresearch.com • HQ: Fremont, United States • Semiconductor Equipment • 1001-5000 employees • Est. 1980 • NASDAQ: LRCX • Trust C • Hiring 1011, 6 new
HQ: Fremont, United States • Semiconductor Equipment • 1001-5000 employees • Est. 1980 • NASDAQ: LRCX • Trust C • Hiring 1011, 6 new
Lam Research is an American semiconductor equipment company founded in 1980 that specialises in the deposition and etch steps used to build transistors and memory cells. Its tools are central to three-dimensional NAND manufacturing, where hundreds of layers must be etched through in high aspect ratio channels, and to the atomic layer deposition and selective etch processes required at advanced logic and DRAM nodes. Headquartered in Fremont, California and listed on Nasdaq, it also runs a large installed base business supplying spares, upgrades and service, which smooths the sharp cycles in equipment purchasing.
Douglas Bettinger · Chief Financial Officer · decision-maker
Timothy Archer · President and Chief Executive Officer · decision-maker
David Lam · Founder · founder
No careers mailbox known
Top 25% payVerified live · 9 min ago Visa sponsor 26 days ago Hiring now · 87%

Dir, Engineering

$168k – $350k per year • Staff+ • 15+ years exp • Hybrid (Fremont, United States) • Bachelor's Degree • Architect
Verilog
SystemVerilog
VHDL
DevOps
Platform Engineering
Robotics
EtherCAT
Apply
Verified live · 9 min ago Visa sponsor 2 months ago Likely open · 61%

Senior FPGA Engineer

≈ $160k – $292k per year (Estimated) • Senior • 12+ years exp • Hybrid (Fremont, United States) • Bachelor's Degree • Senior
Python
SystemVerilog
VHDL
MATLAB
C#
C++
MATLAB
Simulink
DevOps
RTOS
Git
Robotics
EtherCAT
Chips/EDA
UVM
Xilinx Vivado
+4
Apply

Kandou

kandou.ai
kandou.ai • Bengaluru • Hyderabad • Taipei • Pune • Hyderabad • Memory & Storage Chips • 501-1000 employees • Startup • Hiring 39, 3 new
Bengaluru • Hyderabad • Taipei • Pune • Hyderabad • Memory & Storage Chips • 501-1000 employees • Startup • Hiring 39, 3 new
Revolutionary Copper MIMO technology eliminates costly HBM chips. 10X lower cost, 3X lower power, 8X more scale for next-gen AI systems and connectivity.
No named decision-maker yet.
No careers mailbox known
Verified live · 3 hours ago 26 days ago Hiring now · 75%

Modeling Engineer

≈ $101k – $231k per year (Estimated) • Senior • 7+ years exp • Hybrid (Saint-Sulpice, Switzerland) • Full-Time • Senior
Python
SystemVerilog
MATLAB
Apply
Verified live · 3 hours ago 1 month ago Likely open · 63%

DFT - Full Time

≈ $28k – $58k per year (Estimated) • Staff+ • 12+ years exp • In office (Hyderabad, India) • Bachelor's Degree • Full-Time • Principal
SystemVerilog
Apply
Verified live · 3 hours ago 1 month ago Long shot · 24%

Internship - Semiconductor Engineering

≈ $60k – $176k per year (Estimated) • Intern • In office (Dortmund, Germany) • Bachelor's Degree • Internship • Intern
SystemVerilog
VHDL
Python
Perl
Chips/EDA
UVM
Cadence Virtuoso
Cadence Innovus
Formal Verification
Apply

Aatral Hr Consulting

happiehire.com
happiehire.com • Bengaluru • Recruiting & Staffing • Hiring 4
Bengaluru • Recruiting & Staffing • Hiring 4
Who We Are We believe that traditional HR methods often fall short in addressing today's complex challenges. From overwhelming resumes to a limited candidate pool & burdensome statutory paperwork, can significantly hinder "Organisation's Efficiency".
No named decision-maker yet.
No careers mailbox known
26 days ago Fading · 44%

Senior RTL Integration Engineer

≈ $17k – $43k per year (Estimated) • Senior • 7+ years exp • In office (India) • Senior
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys SpyGlass
Apply

AFRY

afry.com
afry.com • HQ: Stockholm, Sweden • Management Consulting • Engineering Services • 5000+ employees • Est. 2019 • Trust B • Hiring 327, 35 new
HQ: Stockholm, Sweden • Management Consulting • Engineering Services • 5000+ employees • Est. 2019 • Trust B • Hiring 327, 35 new
AFRY (AF Pöyry) is a Swedish-Finnish engineering, design, and advisory company providing services across energy, industry, infrastructure, and clean technology. The firm operates globally, helping public and private sector clients accelerate the transition toward a sustainable society. Combining technical expertise with digital solutions, it supports projects from early-stage strategy and environmental impact assessments to full-scale engineering execution.
No named decision-maker yet.
Careers mailbox is known
Verified live · 2 hours ago 26 days ago Fading · 42%

Tech lead / Specialist - FPGA

≈ $22k – $51k per year (Estimated) • Lead • 7+ years exp • Hybrid (Pune, India) • Bachelor's Degree • Full-Time • Senior • English
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
UVM
Apply
Verified live · 2 hours ago 27 days ago Fading · 39%

UVM Verification specialist

≈ $16k – $41k per year (Estimated) • Senior • 7+ years exp • Hybrid (Pune, India) • Full-Time • Senior • English
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
Open 164 daysVerified live · 2 hours ago 5 months ago Long shot · 6%

Senior ASIC Verification Engineer

≈ $65k – $149k per year (Estimated) • Senior • In office (Malmö, Sweden) • Full-Time • Middle
SystemVerilog
DevOps
Linux
Chips/EDA
UVM
Apply

Tessolve

tessolve.com
tessolve.com • HQ: Bengaluru, India • Embedded & Electronics Design • Semiconductor IP & Chip Design Services • 1001-5000 employees • Hiring 8
HQ: Bengaluru, India • Embedded & Electronics Design • Semiconductor IP & Chip Design Services • 1001-5000 employees • Hiring 8
Tessolve is a semiconductor engineering services company offering pre-silicon and post-silicon expertise, from silicon bring-up and testing labs to a turnkey ASIC solution from design to packaged parts. It hires RTL design, validation, DFT and software engineers and employs more than 3,200 people worldwide. The company is headquartered in Bengaluru, India.
No named decision-maker yet.
No careers mailbox known
27 days ago Likely open · 51%

Manager

≈ $28k – $59k per year (Estimated) • Staff+ • 10+ years exp • In office (Bengaluru, India) • Staff
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Siemens ModelSim
Formal Verification
Apply
2 months ago Long shot · 11%

Lead RTL Design Engineer

≈ $26k – $58k per year (Estimated) • Lead • 8+ years exp • In office (Bengaluru, Chennai, Hyderabad, India) • Staff
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Apply
maxscend.com • HQ: Wuxi, China • Hardware • 1001-5000 employees • Est. 2012 • SZSE: 300782 • Trust C • Hiring 239, 1 new
HQ: Wuxi, China • Hardware • 1001-5000 employees • Est. 2012 • SZSE: 300782 • Trust C • Hiring 239, 1 new
Maxscend Microelectronics designs radio frequency front-end chips for mobile devices. Its switches, low noise amplifiers and filters ship in large smartphone volumes. The company also produces radio frequency modules and sensors.
No named decision-maker yet.
Careers mailbox is known
Verified live · 2 hours ago 30 days ago Long shot · 22%

数字验证实习生

≈ $28k – $82k per year (Estimated) • In office (Chengdu, China) • Internship • Intern • Chinese: C1
Python
C++
SystemVerilog
Perl
Apply

Winbond Electronics

winbond.com
winbond.com • HQ: Taichung, Taiwan • Semiconductor Manufacturing • Memory & Storage Chips • 1001-5000 employees • Est. 1987 • Hiring 182, 4 new
HQ: Taichung, Taiwan • Semiconductor Manufacturing • Memory & Storage Chips • 1001-5000 employees • Est. 1987 • Hiring 182, 4 new
Winbond Electronics manufactures specialty memory semiconductors. Its portfolio covers code storage flash, dynamic memory and secure devices. The company operates its own wafer fabrication plants.
No named decision-maker yet.
No careers mailbox known
Verified live · 4 hours ago 30 days ago Fading · 42%

(IL)Design Verification engineer

≈ $96k – $219k per year (Estimated) • Senior • 6+ years exp • In office (Tel Aviv, Israel) • Bachelor's Degree • Senior
SystemVerilog
Apply

Tekever

tekever.com
tekever.com • HQ: Lisbon, Portugal • C4ISR • Border Security • Military Drones • Drones & UAVs • 1001-5000 employees • Est. 2001 • Trust A • Hiring 82, 6 new
HQ: Lisbon, Portugal • C4ISR • Border Security • Military Drones • Drones & UAVs • 1001-5000 employees • Est. 2001 • Trust A • Hiring 82, 6 new
Tekever is a Portuguese technology company founded in 2001 and specialised in unmanned aerial systems. Its AR3 and AR5 drones carry out maritime surveillance for European coastguards and defence customers. The company became one of the first Portuguese defence technology unicorns.
No named decision-maker yet.
Careers mailbox is known
Verified live · 2 hours ago 30 days ago Hiring now · 90%

Principal FPGA Engineer

≈ $81k – $145k per year (Estimated) • Lead • Hybrid (Bristol, United Kingdom) • Bachelor's Degree • Full-Time • Principal
SystemVerilog
VHDL
Apply

Fairwinds Technologies

fairwinds-tech.com
fairwinds-tech.com • Wilmington • Herndon • Aberdeen • Military • Systems Integrators • Est. 2016 • Hiring 25, 1 new
Wilmington • Herndon • Aberdeen • Military • Systems Integrators • Est. 2016 • Hiring 25, 1 new
Fairwinds Technologies is a small, woman-owned defense-focused communications and systems-integration company based in Annapolis, Maryland. It designs, integrates, and delivers mission-ready communications, networking, and information-technology solutions - including satellite/NTN, radio, and networking products - for U.S. defense, government and commercial customers, combining professional services with proprietary products to keep users connected in harsh and contested environments.
No named decision-maker yet.
No careers mailbox known
Verified live · 2 hours ago 30 days ago Fading · 30%

Entry Level- FPGA Engineer (Onsite- Aberdeen, Maryland)

$75k – $85k per year • Junior • In office (Aberdeen, United States) • Bachelor's Degree • Junior
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
CI/CD
Git
Linux
Chips/EDA
Cocotb
+3
Apply
Machines can read this selection · checked 10:47 UTC
SystemVerilog Jobs - Remote & On-site
Frequently asked questions
How many SystemVerilog jobs are available on Alion?
There are currently 762 active listings from 126 hiring companies on Alion, refreshed daily.
What salary do SystemVerilog jobs pay?
The average salary is around $234,129 per year based on the current listings.
Are remote options available for SystemVerilog jobs?
Yes, many of these roles offer remote or hybrid work, and you can filter listings by remote, relocation and visa sponsorship.
How do I apply for SystemVerilog jobs?
Open any listing on Alion and apply directly with the employer through the provided link - no lengthy sign-up required.